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Abstract— Non-linear neuron models overcomes the limita- 
tions of linear binary models of neurons that have the inability 
to compute linearly non-separable functions such as XOR. 
While several biologically plausible models based on dendrite 
thresholds are reported in the previous studies, the hardware 
implementation of such non-linear neuron models remain as  
an open problem. In this paper,  we propose a circuit design    
for implementing logical dendrite non-linearity response of 
dendrite spike and saturation types. The proposed dendrite 
cells are used to build XOR circuit and intensity detection 
circuit that consists of different combinations of dendrite cells 
with saturating and spiking responses. The dendrite cells are 
designed using a set of memristors, Zener diodes, and CMOS 
NOT gates. The circuits are designed, analyzed and verified on 
circuit boards. 
Index Terms— Memristors, Dendrite models, Neural Circuits, 
Analog Circuits, Gates, Image  processing 
 
I. INTRODUCTION 
Biological neural networks can perform intelligent com- 
puting task following a hierarchical, modular and sparse 
processing of signals [1], [2]. As opposed to the non-linear 
neuron models that can be used in a wide range of appli- 
cations [3]–[5], the earlier neuron models were considered 
to have linear characteristics that allows to perform only 
several basic functions [6], [7]. There are several theoretical 
linear and non-linear neuron models proposed in recent years 
[2], [8]. However, the hardware implementations of non- 
linear dendrite neuron model remains as an open challenge. 
Expanding the computational capacity of a single neu- ron, 
[9] proposes a biologically relevant  non-linear model of 
neuron that allows to implement linearly non-separable 
Boolean functions. In this paper, we propose a hardware 
implementation of XOR function based on non-linear neuron 
model illustrated in [9] as well as the application of non- 
linear neuron model for pixel intensity detection for possible 
use in color (or intensity) segmentation and edge detection 
in images. The proposed XOR function and pixel intensity 
detector circuit implementation based on non-linear neuron 
model consists of a combination of saturating and spiking 
dendrites response circuits. 
 
II. BACKGROUND 
Previously, it is believed that dendrites in neuron only 
function as a provider of signals where action potential 
doesn’t take place [10]. Discovery of various voltage-gated 
ion channels: sodium, potassium and calcium channels in 
dendrites; revealed more complex structure and functionality 
of the dendrites than it is previously thought [11]. Neuron 
has several mechanisms to intensify weak input signals in 
dendrites. One through spatial summation of synaptic inputs, 
second through placement of high density of voltage-gated 
sodium and calcium ion channels  [12]. 
There are two distinctive regions in dendrite that receive 
synaptic inputs performant path (PP) placed 500-750µm 
from soma and Schaffer-collateral (SC) path 250-500µm 
from soma, PP stimulates spike formation and SC decides 
whether signal will be passed to the  soma  region  [13].  
Here SC region acts as threshold unit, although it can be  
with or without potassium channels, which in its turn also 
acts as threshold unit which regulates over excitement of    
the synaptic events in synaptic regions and inhibits action 
potential in dendrites by moving cations outwards [14]. Next 
aspect of neuron other than signal stimulation, propagation 
control is ability to learn and memorize. One of the suggested 
mechanisms of memorization and learning is though actin 
based plasticity of dendrites [15]. In other words, memo- 
rization and learning processes maintained through grow of 
actins in apical region of dendrites, forcing dendrites to hold 
certain position [10]. 
Those advances in understanding of neuron physiology 
gives some suggestions about what architecture might be 
viable for artificial neuron design [1]. There are several 
points that we need to consider to be able to create artificial 
neuron. Point one, we need to maintain multiple inputs as 
there are multiple dendrites in neuron, second, we need to 
have threshold units in dendrite regions as well as in soma 
region, third, algorithm functioning in multiple input and 
single output environment has to be  established. 
Recently, it was found that linearly non-separable func- 
tions, as XOR, can be constructed by a binary neuron model 
with a single non-linear dendrite [9]. In [9],  it  is  sug-  
gested that dendrites are capable of computing linearly non- 
separable functions as Boolean mathematics, and the best 
way to maintain functionality as in biological counterpart is 
using Exclusive OR function. Here, we present functional 
design of dendritic threshold logic neuron model closely 
resembling biological counterpart [1]. 
III. PROPOSED CIRCUITS 
In comparison to linear binary models of neurons that 
cannot compute linearly non-separable functions [6], [7], 
non-linear neuron models allow to implement Boolean func- 
tions due to the ability of non-linearly changing the stage 
from active to inactive and vice versa [3]. Fig. 1 illustrates 
the  dendrite  spike  and  dendrite  saturation  functions.  The 
a 
for the XOR functionality which has been proposed in the 
work [9] and (b) is its circuit   implementation. 
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Fig. 1. Logical dendritic non-linearities: (a) dendritic spike type and (b) 
saturation type   [1] 
 
 
dendrite saturation sub-units are strictly  sub-linear,  while 
the dendrite spiking sub-units are both supra linear and sub-
linear. Dendrite spiking and saturation functions are 
characterized by the threshold value θ and the maximum 
output height h [9],  [1]. 
Fig. 2 represents the proposed CMOS-memristive dendrite 
cells. It consists of a Zener diode, memristor and CMOS 
inverter circuits. The Zener diode reverse breakdown voltage 
defines the maximum output height h, and threshold value θ 
is defined by the memristor-inverter combination for circuit 
Fig. 2(a), while θ is defined by the breakdown voltage of 
Zener for circuit Fig. 2(b). The example of a measured output 
characteristic of the proposed cells is shown in Fig. 3, Zener 
breakdown at 4.2V,  limiting the height  h. 
 
(a) (b) 
 
Fig. 2.  CMOS-memristor dendrite threshold logic cell. Equivalent circuit  
of (a) dendrite spike type and (b) saturation   type. 
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Fig. 4. Two staged neuron model of XOR functionality, where (a) is the 
neuron model and (b) its circuit implementation. In (a) the values given in 
circle are the synaptic weights, Sat is the saturating transfer function based 
threshold unit and Spk is the spiking transfer function based threshold   unit. 
 
The inverters INV1 and  INV2  are  used  to  implement 
the -1 synaptic weight as mentioned in neuron model. It is 
working based on the function F1 given in the Eq. 1, where 
θ1  is the inverter threshold and x is the   input. 
.
1 if x < θ1 
F1(x) = 
−1 if x ≤ θ1 
(1) 
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Fig. 3.       The response of circuits in Fig. 2, (a) dendritic spike type and (b) 
The saturating transfer function Fsat, as mentioned in [16], 
is given in Eq. 2, where θ2  is the dendrite threshold and a   
is the input. The threshold unit based on this function is 
implemented using a Zener  diode. 
.
1 if a ≥ θ2 
saturation type. Fsat(a) = 
θ2 
otherwise 
(2) 
A. XOR Circuit 
In this section dendrite spike type and saturation type 
neuron models are used in combination to build XOR gate. 
Apart  from  being  a  logical  gate,  XOR  as  a  function    is 
While using Zener diode, Eq. 2 will changes to Eq. 3, 
where θ2  is the peak inverse voltage of Zener diode and a   
is the input. 
.
θ2 if a ≥ θ2 
a linearly non-separable function, that can be a basis of 
simple  classification  problems.  The  proposed  two   staged 
Fsat(a) = 
a otherwise 
(3) 
neuron model based circuit implementation of XOR Boolean 
function is shown on Fig. 4. Fig. 4 (a) is the neuron model 
Inverters INV3, INV4 and INV5 are the spiking transfer 
function [16] based threshold units. Here INV3 and INV4 
works based on the Eq. 4 and INV5 based on the Eq. 5. In 
Eq. 4, θ2 refers to the peak inverse voltage of Zener diode 
and b is the input. In Eq. 5, c is the input and θ3 is the 
threshold voltage of the inverter and it should satisfy the 
condition max(Fspk1(b)) > θ3  > max(Fspk1(b))/2. 
.
0 if b = θ2 
Detection of binary edges from an image requires atleast 
two intensity threshold operations around the spatially con- 
tinuous edge regions in an object. The aim of this section to 
create a pixel intensity detection circuit that responds only to 
a range of intensity voltages read from a CMOS sensor. The 
circuit in this case would have a low threshold that rejects  
the low voltage values, and a higher threshold that rejects the 
Fspk1(b) = 
 
 
Fspk2(c) = 
1 otherwise 
.
0 if c = θ3 
1 otherwise 
(4) 
 
 
(5) 
higher voltage values. Applying the input pixel voltages to 
such a circuit, it could be observed that lower the difference 
between the low threshold and high threshold indicates a 
thinner would be the edge in a high contrast image. For low 
contrast images, the same threshold levels can be used to 
detect regions and hence will be used for image segmen- 
The  threshold  of  inverters  INV3   and  INV4   should be 
selected in accordance to the Zener break down voltage (θ2) 
in such a way that it should be less than θ2 but close to it. The 
circuit was implemented using chalcogenide based ion-
conducting memristor, transistors (0.18µ MOS technol- ogy), 
and Zener diodes. The measured transients in Fig 5 validates 
the working of the implemented XOR circuit shown 
in Fig. 4. 
 
Fig. 5. The input and output signal wave-forms shows the operational 
response of the proposed XOR circuit in Fig.   4. 
 
 
B. Pixel Intensity Detection Circuit 
 
Fig. 6.    Multiple threshold circuit for detecting image   edges. 
tation. The nature of the image, and the threshold levels 
would determine the application and use of this intensity 
detection circuit. Fig. 6 shows the pixel intensity detection 
circuit constructed with memristor (chalcogenide based ion- 
conducting), transistors (0.18µ MOS technology), and Zener 
diode. The NOT gate that acts like a variable threshold circuit 
(Mp1 and Mn1) followed by saturation threshold logic circuit 
(memristor and Zener) forms the inverted dendrite spike logic 
as the first threshold operator. The second threshold operation 
is realized by the NOT  gate (Mp2  and Mn2). Fig. 7 shows  
the output response (Vout1 and Vout2) for different threshold 
configurations for the circuit Fig. 6. The response Vout1 was 
obtained when supply voltages Vdd1 , Vdd2 , Vss1  are equal  
to 1.6V whereas Vss2 is 0.6V. Bulk voltages of transistors 
Mp1, Mn1 and Mn2 are  1  V.  The  second  response  Vout2 
was obtained by changing supply voltages Vdd1  and Vss1      
to 1.9V and Vdd2 to 2.6V. Figure 8, shows an illustrative 
example of  applying  the  response  functions  in  Fig.  7  to 
a Gaussian image. The increased width and height of the 
response function in Fig 7 is translated to thicker and brighter 
image circle in Fig  8. 
The practical implementation of this circuit requires par- 
allel application of the pixel outputs to be fed as input to    
the circuit in Fig. 6. For every range of threshold responses 
tuned, a different color (range of intensities) region in the 
image will be obtained. This is useful for detecting edges    
in the images, and color segmentation of regions. Some 
applications of color segmentation are in face detection, 
region detection in medical images, object tracking and 
industrial vision systems. 
IV. CONCLUSION 
In this paper, we presented circuit designs for CMOS- 
memristive dendrite cells for mimicking dentrite spike and 
saturation type responses. These basic designs were further 
extended to develop XOR gate and a pixel intensity detection 
circuits. The XOR implementation signifies the neural circuit 
ability to be useful for a simple non-separable binary classifi- 
cation problem, to be useful as a logical gate, and also as a bi- 
nary comparator circuit. The pixel detector circuit signify the 
application of the neural models to be integrated into pixel 
sensors to detect intensity levels (mapped as voltage levels) 
for real-time practical applications of color  segmentation 
and edge detection. The proposed design can be extended 
 
 
Fig. 7. Transfer characteristics to validate the working of the proposed 
circuit in Fig. 6 for generating multiple   threshold. 
 
(a) (b) 
 
Fig. 8.    The output images in the left side of the images (a) and (b) to     
that of the Gaussian image in the right side for the transfer characteristics    
in Fig 7, where the Vout1 and Vout2 responses corresponds to (a) and (b) 
respectively. 
 
 
 
to build image recognition systems for object detection and 
tracking, among other applications. This requires us to build 
array circuits for the neurons and relevant circuit analysis in 
benchmarking; which is left for future   work. 
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